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Abstract This paper takes a look at the use of
linear feedback shift registers (LFSR's) as test
pattern generators (TPG's) and signature
analyzers for built-in self-test (BIST). We also
propose a method to generate pseudorandom
test patterns. The proposed method can
generate longer sequences of the same set of
test patterns.
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I. INTRODUCTION
THE process of testing a digital circuit will
consist of applying successive sets of values to
the primary inputs, and of observing the resulting
values appearing at the primary outputs. Each
individual test, consisting of a set of input values
together with the corresponding set of correct,
fault-free output values, is known as a test
pattern or test vector. A complete sequence of
test patterns is called a test set. The central
problem of testing is the derivation of an
adequate test set for any particular circuit. This
process is described as test pattern generation.
Built-in self-test (BIST) denotes the
ability of a circuit or system to test itself. It can
potentially eliminate the need for external test
equipment and introduces the capability for
testing devices after the circuit is integrated in a
system in the field (online testing). BIST is
gaining acceptance in the VLSI industry because
of its many advantages [1]. For BIST in general,
test patterns are generated on-chip by a test
pattern generator (TPG) and the responses of the
circuit under test (CUT) is compressed and
analyzed by an on-chip signature analyzer.
There are generally three strategies of
testing:
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* Exhaustive
* Deterministic
* Pseudorandom
In exhaustive testing, all 2n input combinations
for an n-input CUT are applied during the test
process. Exhaustive testing does not face the
problem of random pattern resistant faults, and it
achieves 100% stuck-at fault coverage [2].
However, test time becomes too long for CUTs
with large number of inputs. Test time can be
reduced by partitioning the CUT into subcircuits
and then testing each subcircuit exhaustively
(pseudoexhaustive method). However, the fault
coverage for pseudoexhaustive testing is lower.
Another category of testing techniques is
based on deterministic test set embedding. In
deterministic test, the circuit under test (CUT) is
analyzed prior to testing to determine the
appropriate test set to be applied. After the test
set has been obtained, the TPG is designed to
generate the predetennined test set. Various
techniques have been proposed to obtain the best
seeds and LFSR characteristic polynomials to
cover a deterministic test set. However, these
approaches can only be applied to circuits with
small size or regular structures due to high
computational complexity of the search
procedures [1].
Pseudorandom testing is popular due to
the simplicity of the linear feedback shift
registers (LFSRs) used as TPGs to generate a
subset of the 2n test patterns. Fault coverage is
estimated by probabilistic methods. The number
of random patterns to be applied is decided by
the detection probability of the faults [3].
In terms of TPG hardware realization,
two opposite architectures with respect to area
overhead and testing time are the ROM based
architectures and the counter-based architectures.
The later architecture uses a ROM to store the
vectors generated by an external automatic test
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pattern generator (ATPG). High fault coverage
and short testing times can be achieved. But the
area overhead introduced by this method is in
general prohibitive for practical applications.
In counter-based architectures, the test
patterns are generated by a counter, which
introduces a small area penalty. The main
disadvantage of this method is that long test
sequences may be required to achieve an
acceptable fault coverage, which results in longer
testing time.
The most used BIST architectures are the
LFSR based architectures [4]. For these
architectures, good fault coverage can be
achieved in most cases and several techniques
have been proposed to reduce the test time or to
increase the fault coverage of LFSR based
architectures.
This paper is organized in the following
way. A brief review on previous architectures of
LFSR based TPG is presented in part II. The
proposed architecture of an LFSR-based TPG
that is used to generate pseodorandom patterns is
presented in part III. Initial experimental results
are explained in part IV. Future work is
highlighted in part V and conclusion in part VI.
II. PREVIOUS WORK
Wang and McCluskey discussed the
theory of both standard and modular LFSRs. A
hybrid TPG design of standard and modular
LFSRs is also proposed. This design is used to
generate maximum length sequences and can be
reconfigured to include the all zeros state for
exhaustive testing. Compared to the standard or
modular LFSR that uses m 2-input XOR gates,
the hybrid design uses only (m+l)/2 XOR gates
[5].
Chen and Gupta proposed a TPG design
called "input reduction". The proposed design
partitions the inputs of a CUT into groups,
similar to pseudo-exhaustive testing, where each
group corresponds to a test signal. However,
unlike pseudo-exhaustive testing, which only
combines unrelated inputs (inputs that are not in
the same cone) into a test signal, the proposed
technique analyzes the CUT to determine
compatible inputs to be combined into a test
signal, even if the inputs belong to the same cone
[1].
Dufaza and Chevalier presents a TPG
design composed of a simplified LFSR
associated with an OR network and a set of
multiplexers, called an LFSROM. The design is
able to generate a precomputed set of
deterministic test vectors obtained with an ATPG
tool [6]. It provides a relatively simple way of
generating deterministic test vectors without
having to use complex procedures. It is also able
to produce the all-zero's test vector without the
need for additional circuitry (unlike conventional
LFSR). However, the use of LFSROM requires
extra circuitry, especially for the MUX and its
related selector circuitry. Once implemented, the
set of test patterns produced is fixed and
unchangeable except by rewiring the OR gates
network. This means that once embedded in the
chip, the test patterns cannot be changed.
Shi and Zhang presents a reseeding
technique for LFSR-based test pattern
generation, which can generate pseudorandom
vectors in normal mode while also being able to
produce the seed of a group of test vectors in
jumping mode [7].
Wang and Lee present an LFSR-based
TPG that can accelerate the application of
deterministic patterns from the LFSR to a scan
chain. The target scan chain is divided into
multiple sub-chains and an LFSR-based multiple
sequence generator is used to generate all the
subsequences required by the sub-chains. A
generalized relationship between the bits in the
original scan chain and the state of the LFSR is
derived such that the bits generated by an LFSR
in any future clock cycle can be pre-generated by
the proposed TPG [8].
III. PROPOSED ARCHITECTURE
Rn-I Rn2 RI 1
Fig. 1 Generic block diagram of proposed TPG
structure.
The proposed TPG structure is presented
in Figure 1. The structure is based on that of a
conventional LFSR signature analyzer. The TPG
operates on two clock signals; one is the normal
clock for the LFSR registers and another clock
signal, which is connected to the input D(X). The
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D(X) clock is set at a lower frequency from the
register clock.
One characteristic of this TPG structure
is that it can generate longer sequences of the
same set of pseudorandom test pattems. A TPG
with an n stage LFSR can generate a maximum
set of 2" _ 1 number of test vectors. In
conventional LFSR TPGs, this set of test vectors
will then produces a maximum sequence length
of 2" - 1 patteins, before the sequence repeats
itself. In the proposed TPG, this maximum
length sequence can be extended to beyond 2" -1
patterns with the manipulation of the D(X) clock.
The total number of test vectors is still a
maximum of 2" -1, but there will be a duplicate
of certain vectors within the same sequence.
Table I shows an example of the simulated
sequence generated by a conventional LFSR as
compared to the proposed TPG.
LFSR Conventional Proposed TPG
clockc LFSR sequence sequence, t-2
Q2QxQo Q2QIQo
100
2
-3
6
7 1 0 0
-8 -- 1-10- 1
10 01 1
11 I101
123 -0 10
_14 ~ ~~100 100
15 1 10 010
16 1 1 1 011
17 011 101
18 1 0 1 1 1 0
19 010 I 1 1
20 0 0 1 1 1 1
21 1 0 0 0 1 1
22 1 10 001
23 I 1 1 100
24 0 1 1 0 1 0
25 1 0 1 0 0 1
26 0 1 0 0 0 0
27 001 000
The test patterns in Table I are generated
by a TPG using a standard LFSR with a
characteristic polynomial of X3+X2+1 and a
seed value of Q2QlQo = 100. The frequency of
the D(X) clock is half of the register clock (f= 1/2
or t =2).
From the table, we see that the maximum
length sequence of the conventional LFSR is 7
vectors. For the proposed TPG, the sequence
extends to a total of 14 vectors before the
sequence repeats itself.
Another thing to note is that the
proposed TPG is able to generate the all zeros
state autonomously and is not stuck in the all
zeros state.
IV. PRELIMINARY RESULTS
Preliminary testing has revealed a
relationship between the register/D(X) clock
ratio and the maximum length of the sequence
generated by the proposed TPG.
Taking the frequency of the register
clock as f; and the frequency of the D(X) clock
asfDm, the ratio ofthe two clocks is r =fJIfDm.
Table 2 shows some different values of r
and their corresponding sequence lengths, which
were obtained through simulation. In this
example, the LFSR used has the characteristic
polynomial ofX3+X2+1 with a maximum length
sequence of 7.
R Sequence length
Conventional LFSR 7
2 14
3 21
4 28
5 35
6
-
42
7 14
8 56
10 70
14 14
21 21
28 28
Table 2: Different values ofr and their respective
sequence lengths
Preliminary results suggest that for
values of r that is not multiples of 7 (the
maximum length of a conventional sequence),
the corresponding sequence length is a multiple
of r and 7, which is the length of the
conventional sequence. For r - 7, the sequence
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length is 14, while for r that is multiples of 7, the
sequence length is equals to r. Though the
number of test sequence is higher, it comes at the
cost of testing speed which is now slower.
While the proposed TPG is capable of
cycling through the all zeros state, it does have
its own trivial sequences which will cause it to
be "stuck" in a similar manner that a
conventional LFSR is stuck at the all zero state.
The occurrence ofthese trivial sequences
is on condition of certain initial states at different
values of r. Figure 2 shows the state diagram of
an LFSR to illustrate how this can happen.
r=3
r=4
Fig 4 Trivial sequences at different
Fig 2 State diagram of LFSR with values of r
characteristic polynomial X3 + X2+ 1
If the initial state of the LFSR is Q2QIQo
= 101, and at the first register clock, the input at
D(X) is 0, then the next LFSR state will be
Q2QIQo = 010. If at the next register clock the
input at D(X) is 1, then the LFSR will switch
back to 101. Subsequently, an alternating stream
of O's and l's will cause the LFSR to be stuck
within these two states.
For an r of 2 (D(X) frequency is half of
register clock frequency), the input at D(X) is
effectively an alternating stream of O's and l's,
as shown in Figure 3 below.
Register cik
DX a X0 0 0
Fig 3 Positive edge register clock with D(X)
clock at half frequency
The TPG operating at different values of
r will have different sets of trivial sequences,
some of which is shown in Figure 4.
V. FURTHER WORK
Further work on this proposed TPG will
involve further testing using different lengths of
LFSRs. LFSRs with non-primitive polynomials
will also be tried out.
At present, the D(X) uses symmetrical
clock signals as input. In future, the input at
D(X) will be tried out with asymmetrical input
signals to observe their effects on the LFSR
output.
The occurrence of trivial sequences
should also be looked into. Seed values that will
cause trivial sequences should be identified so
that they will be avoided.
Towards the end, the performance of the
TPG will be evaluated by testing it on
benchmark circuits.
VI. CONCLUSION
TPG methods, which can generate longer
sequences of test patterns, have been proposed.
This TPG architecture is derived from an LFSR
based signature analyzer, by manipulating the
input of the analyzer. Preliminary results have
shown a relationship between frequencies of the
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LFSR register clock and the input signal to the
analyzer.
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